TRAM: A tool for temperature and reliability aware memory design

Amin Khajeh, Aseem Gupta, Nikil Dutt, Fadi Kurdahi, Ahmed Eltawil, Kamal Khouri, Magdy Abadir

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Scopus citations


Memories are increasingly dominating Systems on Chip (SoC) designs and thus contribute a large percentage of the total system's power dissipation, area and reliability. In this paper, we present a tool which captures the effects of supply voltage Vdd and temperature on memory performance and their interrelationships. We propose a Temperature- and Reliability- Aware Memory Design (TRAM) approach which allows designers to examine the effects of frequency, supply voltage, power dissipation, and temperature on reliability in a mutually interrelated manner. Our experimental results indicate that thermal unaware estimation of probability of error can be off by at least two orders of magnitude and up to five orders of magnitude from the realistic, temperature-aware cases. We also observed that thermal aware Vdd selection using TRAM can reduce the total power dissipation by up to 2.5X while attaining an identical predefined limit on errors. © 2009 EDAA.
Original languageEnglish (US)
Title of host publicationProceedings -Design, Automation and Test in Europe, DATE
StatePublished - Oct 22 2009
Externally publishedYes

Bibliographical note

Generated from Scopus record by KAUST IRTS on 2019-11-20


Dive into the research topics of 'TRAM: A tool for temperature and reliability aware memory design'. Together they form a unique fingerprint.

Cite this