The Delta-4 extra performance architecture (XPA)

P. A. Barret; A. M. Hilborne; P. G. Bond; D. T. Seaton; P. Verissimo; L. Rodrigues; N. A. Speirs

The Delta-4 extra performance architecture (XPA)

P. A. Barret, A. M. Hilborne, P. G. Bond, D. T. Seaton, P. Verissimo, L. Rodrigues, N. A. Speirs

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

The design of an extra performance architecture for Delta-4, which explicitly supports the requirements of real-time systems with respect to throughput and response, is presented. The Delta-4 approach to fault tolerance is based on the replication of software components on distinct host computers using a range of different replication strategies. The problems of replicate divergence are discussed, and a solution based on message selection and preemption synchronization messages is proposed. A description of the ongoing implementation of such a system within the overall Delta-4 framework is included.

Original language	English (US)
Title of host publication	Digest of Papers - FTCS (Fault-Tolerant Computing Symposium)
Publisher	Publ by IEEEPiscataway, NJ, United States
Pages	481-488
Number of pages	8
ISBN (Print)	081862051X
State	Published - Dec 1 1990
Externally published	Yes

Bibliographical note

Generated from Scopus record by KAUST IRTS on 2021-03-16

Cite this

@inproceedings{895f79b32056407096bf49833fd60ca7,

title = "The Delta-4 extra performance architecture (XPA)",

abstract = "The design of an extra performance architecture for Delta-4, which explicitly supports the requirements of real-time systems with respect to throughput and response, is presented. The Delta-4 approach to fault tolerance is based on the replication of software components on distinct host computers using a range of different replication strategies. The problems of replicate divergence are discussed, and a solution based on message selection and preemption synchronization messages is proposed. A description of the ongoing implementation of such a system within the overall Delta-4 framework is included.",

author = "Barret, {P. A.} and Hilborne, {A. M.} and Bond, {P. G.} and Seaton, {D. T.} and P. Verissimo and L. Rodrigues and Speirs, {N. A.}",

note = "Generated from Scopus record by KAUST IRTS on 2021-03-16",

year = "1990",

month = dec,

day = "1",

language = "English (US)",

isbn = "081862051X",

pages = "481--488",

booktitle = "Digest of Papers - FTCS (Fault-Tolerant Computing Symposium)",

publisher = "Publ by IEEEPiscataway, NJ, United States",

}

TY - GEN

T1 - The Delta-4 extra performance architecture (XPA)

AU - Barret, P. A.

AU - Hilborne, A. M.

AU - Bond, P. G.

AU - Seaton, D. T.

AU - Verissimo, P.

AU - Rodrigues, L.

AU - Speirs, N. A.

N1 - Generated from Scopus record by KAUST IRTS on 2021-03-16

PY - 1990/12/1

Y1 - 1990/12/1

N2 - The design of an extra performance architecture for Delta-4, which explicitly supports the requirements of real-time systems with respect to throughput and response, is presented. The Delta-4 approach to fault tolerance is based on the replication of software components on distinct host computers using a range of different replication strategies. The problems of replicate divergence are discussed, and a solution based on message selection and preemption synchronization messages is proposed. A description of the ongoing implementation of such a system within the overall Delta-4 framework is included.

AB - The design of an extra performance architecture for Delta-4, which explicitly supports the requirements of real-time systems with respect to throughput and response, is presented. The Delta-4 approach to fault tolerance is based on the replication of software components on distinct host computers using a range of different replication strategies. The problems of replicate divergence are discussed, and a solution based on message selection and preemption synchronization messages is proposed. A description of the ongoing implementation of such a system within the overall Delta-4 framework is included.

UR - http://www.scopus.com/inward/record.url?scp=0025594424&partnerID=8YFLogxK

M3 - Conference contribution

SN - 081862051X

SP - 481

EP - 488

BT - Digest of Papers - FTCS (Fault-Tolerant Computing Symposium)

PB - Publ by IEEEPiscataway, NJ, United States

ER -

The Delta-4 extra performance architecture (XPA)

Abstract

Bibliographical note

Other files and links

Fingerprint

Cite this