Notice of Retraction: CMOS-Memristive Analog Multiplier Design

Ileskhan Kalysh, Olga Krestinskaya, Alex Pappachen James

Research output: Contribution to journalArticlepeer-review


The implementation of analog multiplication process in analog domain is a challenging task, which involves complex circuits with large on-chip area and high power consumption to achieve highly linear multiplication performance. Therefore, such multipliers cannot be used for large scale problems. This paper addresses these issues and proposes four quadrant analog CMOS-memristive analog multiplier design aiming to reduce on-chip area and power consumption of the circuit. The multiplier is designed using TSMC 180 nm CMOS technology and simulated in SPICE. The proposed multiplier allows to reduce on-chip area and power consumption by 25% and 5%, respectively.
Original languageEnglish (US)
Pages (from-to)1-5
Number of pages5
JournalProceedings of the 2nd International Conference on Computing and Network Communications, CoCoNet 2018
StatePublished - Sep 28 2018
Externally publishedYes

Bibliographical note

Generated from Scopus record by KAUST IRTS on 2023-09-23


Dive into the research topics of 'Notice of Retraction: CMOS-Memristive Analog Multiplier Design'. Together they form a unique fingerprint.

Cite this