Narrow-band low-noise amplifier synthesis for high-performance system-on-chip design

Arthur Nieuwoudt, Tamer Ragheb, Yehia Massoud

Research output: Contribution to journalArticlepeer-review

9 Scopus citations

Abstract

In this paper, we present a systematic synthesis methodology for fully integrated narrow-band CMOS low-noise amplifiers (LNAs) in high-performance system-on-chip (SoC) designs. The methodology is based on deterministic gradient-based numerical nonlinear optimization and the normal boundary intersection (NBI) method for Pareto optimization. We simultaneously optimize transistor widths, bias voltages, and input and output matching network passive components, which yields integrated inductor values that are more than one order of magnitude less than those generated by several existing equation-based LNA design techniques. By generating significantly smaller inductor values, we enable the SoC integration of the complete LNA. When the synthesized LNAs are characterized using circuit-level simulation, our methodology yields up to 35% and 58% improvement in noise figure and gain, respectively. © 2007 Elsevier Ltd. All rights reserved.
Original languageEnglish (US)
Pages (from-to)1123-1134
Number of pages12
JournalMicroelectronics Journal
Volume38
Issue number12
DOIs
StatePublished - Dec 1 2007
Externally publishedYes

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint

Dive into the research topics of 'Narrow-band low-noise amplifier synthesis for high-performance system-on-chip design'. Together they form a unique fingerprint.

Cite this