Memristor memory trade-offs and design considerations

Sami Smaili, Yehia Massoud

Research output: Chapter in Book/Report/Conference proceedingConference contribution


The continuous demand for high storage capacities in modern electronic systems has made it more than ever important to find memory technologies beyond CMOS that are able to cope with the challenges at the nanoscale while catering to the requirements of high performance and robust operation. Memristors are excellent candidates for post CMOS memories, owing to their nanoscale nature and their programmability and ability to retain their state when turned off. In this paper we present design considerations for memristor memories for robust operation and discuss the trade-off between reading operations, refresh rates, and writing, stemming from the inherent variability of the memristor state when read.
Original languageEnglish (US)
Title of host publicationProceedings of the IEEE Conference on Nanotechnology
PublisherInstitute of Electrical and Electronics Engineers Inc.
Number of pages5
ISBN (Print)9781479956227
StatePublished - Nov 26 2014
Externally publishedYes

Bibliographical note

Generated from Scopus record by KAUST IRTS on 2022-09-13


Dive into the research topics of 'Memristor memory trade-offs and design considerations'. Together they form a unique fingerprint.

Cite this