Memristor-Based Synaptic Sampling Machines

I. Dolzhikova, Khaled N. Salama, V. Kizheppatt, A. James

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Scopus citations

Abstract

Synaptic Sampling Machine (SSM) is a type of neural network model that considers biological unreliability of the synapses. We propose the circuit design of the SSM neural network which is realized through the memristive-CMOS crossbar structure with the synaptic sampling cell (SSC) being used as a basic stochastic unit. The increase in the edge computing devices in the Internet of things era, drives the need for hardware acceleration for data processing and computing. The computational considerations of the processing speed and possibility for the real-time realization pushes the synaptic sampling algorithm that demonstrated promising results on software for hardware implementation.
Original languageEnglish (US)
Title of host publication2018 IEEE 18th International Conference on Nanotechnology (IEEE-NANO)
PublisherIEEE
ISBN (Print)9781538653364
DOIs
StatePublished - Feb 28 2019

Bibliographical note

KAUST Repository Item: Exported on 2020-10-01
Acknowledgements: We would like to express special thanks to Rawan Nouz for the initial ideas, technical support and useful discussions on the topic of synaptic sampling. In addition to that, we thank Umesh Chand and ulrich Buttner for guidance and support.

Fingerprint

Dive into the research topics of 'Memristor-Based Synaptic Sampling Machines'. Together they form a unique fingerprint.

Cite this