Low overhead correction scheme for unreliable LDPC buffering

Amr M.A. Hussien, Wael M. Elsharkasy, Ahmed M. Eltawil, Fadi Kurdahi, Amin Khajeh

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Scopus citations


Aggressive voltage overscaling (VOS) has been recently adopted to reduce the power consumption of embedded memories. While this affects reliability, several techniques have been developed to achieve reliable operation under aggressive VOS. In this paper, we present a comprehensive power-performance study of LDPC decoders enabling aggressive VOS to internal memories. We propose a correction scheme based on defect map insertion that maintains reliable LDPC decoder under aggressive VOS. The proposed scheme maintains the LDPC decoder performance while achieving a power saving of up to 21%. © 2013 IEEE.
Original languageEnglish (US)
Title of host publication2013 IEEE Global Conference on Signal and Information Processing, GlobalSIP 2013 - Proceedings
StatePublished - Dec 1 2013
Externally publishedYes

Bibliographical note

Generated from Scopus record by KAUST IRTS on 2019-11-20


Dive into the research topics of 'Low overhead correction scheme for unreliable LDPC buffering'. Together they form a unique fingerprint.

Cite this