Integration of high-k gate stack systems into planar CMOS process flows

H. R. Huff; A. Agarwal; Youngjin Kim; L. Perrymore; D. Riley; J. Barnett; C. Sparks; M. Freiler; G. Gebara; B. Bowers; Peng Chen; P. Lysaght; B. Nguyen; S. Lim; G. Bersuker; P. Zeitzoff; Graham Brown; C. Young; B. Foran; F. Shaapur; A. Hou; C. Lim; Husam Niman Alshareef; S. Borthakur; D. J. Derro; R. Bergmann; L. A. Larson; M. I. Gardner; J. Gutt; R. W. Murto; K. Torres

doi:10.1109/IWGI.2001.967538

Integration of high-k gate stack systems into planar CMOS process flows

H. R. Huff, A. Agarwal, Youngjin Kim, L. Perrymore, D. Riley, J. Barnett, C. Sparks, M. Freiler, G. Gebara, B. Bowers, Peng Chen, P. Lysaght, B. Nguyen, S. Lim, G. Bersuker, P. Zeitzoff, Graham Brown, C. Young, B. Foran, F. ShaapurA. Hou, C. Lim, Husam Niman Alshareef, S. Borthakur, D. J. Derro, R. Bergmann, L. A. Larson, M. I. Gardner, J. Gutt, R. W. Murto, K. Torres

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

19 Scopus citations

Abstract

We review several gate stack fabrication issues critical for robust, commercially viable tools, including assessment of possible fab contamination due to the higher-k gate dielectrics and the role of subsequent thermal procedures during, for example, source/drain anneals (including the importance of the oxygen partial pressure) to ensure their compatibility with conventional planar polysilicon CMOS transistor fabrication processes.

Original language	English (US)
Title of host publication	Extended Abstracts of International Workshop on Gate Insulator, IWGI 2001
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	2-11
Number of pages	10
ISBN (Electronic)	4891140216, 9784891140212
DOIs	https://doi.org/10.1109/IWGI.2001.967538
State	Published - 2001
Event	International Workshop on Gate Insulator, IWGI 2001 - Tokyo, Japan Duration: Nov 1 2001 → Nov 2 2001

Publication series

Name	Extended Abstracts of International Workshop on Gate Insulator, IWGI 2001

Conference

Conference	International Workshop on Gate Insulator, IWGI 2001
Country/Territory	Japan
City	Tokyo
Period	11/1/01 → 11/2/01

Bibliographical note

Publisher Copyright:
© 2001 Japan Soc of Applied Physics.

ASJC Scopus subject areas

Electrical and Electronic Engineering
Electronic, Optical and Magnetic Materials

Access to Document

10.1109/IWGI.2001.967538

Cite this

Huff, H. R., Agarwal, A., Kim, Y., Perrymore, L., Riley, D., Barnett, J., Sparks, C., Freiler, M., Gebara, G., Bowers, B., Chen, P., Lysaght, P., Nguyen, B., Lim, S., Bersuker, G., Zeitzoff, P., Brown, G., Young, C., Foran, B., ... Torres, K. (2001). Integration of high-k gate stack systems into planar CMOS process flows. In Extended Abstracts of International Workshop on Gate Insulator, IWGI 2001 (pp. 2-11). Article 967538 (Extended Abstracts of International Workshop on Gate Insulator, IWGI 2001). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/IWGI.2001.967538

@inproceedings{60ab71dddd44487289acb0b22740d9f7,

title = "Integration of high-k gate stack systems into planar CMOS process flows",

abstract = "We review several gate stack fabrication issues critical for robust, commercially viable tools, including assessment of possible fab contamination due to the higher-k gate dielectrics and the role of subsequent thermal procedures during, for example, source/drain anneals (including the importance of the oxygen partial pressure) to ensure their compatibility with conventional planar polysilicon CMOS transistor fabrication processes.",

author = "Huff, {H. R.} and A. Agarwal and Youngjin Kim and L. Perrymore and D. Riley and J. Barnett and C. Sparks and M. Freiler and G. Gebara and B. Bowers and Peng Chen and P. Lysaght and B. Nguyen and S. Lim and G. Bersuker and P. Zeitzoff and Graham Brown and C. Young and B. Foran and F. Shaapur and A. Hou and C. Lim and Alshareef, {Husam Niman} and S. Borthakur and Derro, {D. J.} and R. Bergmann and Larson, {L. A.} and Gardner, {M. I.} and J. Gutt and Murto, {R. W.} and K. Torres",

note = "Publisher Copyright: {\textcopyright} 2001 Japan Soc of Applied Physics.; International Workshop on Gate Insulator, IWGI 2001 ; Conference date: 01-11-2001 Through 02-11-2001",

year = "2001",

doi = "10.1109/IWGI.2001.967538",

language = "English (US)",

series = "Extended Abstracts of International Workshop on Gate Insulator, IWGI 2001",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "2--11",

booktitle = "Extended Abstracts of International Workshop on Gate Insulator, IWGI 2001",

address = "United States",

}

Huff, HR, Agarwal, A, Kim, Y, Perrymore, L, Riley, D, Barnett, J, Sparks, C, Freiler, M, Gebara, G, Bowers, B, Chen, P, Lysaght, P, Nguyen, B, Lim, S, Bersuker, G, Zeitzoff, P, Brown, G, Young, C, Foran, B, Shaapur, F, Hou, A, Lim, C, Alshareef, HN, Borthakur, S, Derro, DJ, Bergmann, R, Larson, LA, Gardner, MI, Gutt, J, Murto, RW & Torres, K 2001, Integration of high-k gate stack systems into planar CMOS process flows. in Extended Abstracts of International Workshop on Gate Insulator, IWGI 2001., 967538, Extended Abstracts of International Workshop on Gate Insulator, IWGI 2001, Institute of Electrical and Electronics Engineers Inc., pp. 2-11, International Workshop on Gate Insulator, IWGI 2001, Tokyo, Japan, 11/1/01. https://doi.org/10.1109/IWGI.2001.967538

Integration of high-k gate stack systems into planar CMOS process flows. / Huff, H. R.; Agarwal, A.; Kim, Youngjin et al.
Extended Abstracts of International Workshop on Gate Insulator, IWGI 2001. Institute of Electrical and Electronics Engineers Inc., 2001. p. 2-11 967538 (Extended Abstracts of International Workshop on Gate Insulator, IWGI 2001).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Integration of high-k gate stack systems into planar CMOS process flows

AU - Huff, H. R.

AU - Agarwal, A.

AU - Kim, Youngjin

AU - Perrymore, L.

AU - Riley, D.

AU - Barnett, J.

AU - Sparks, C.

AU - Freiler, M.

AU - Gebara, G.

AU - Bowers, B.

AU - Chen, Peng

AU - Lysaght, P.

AU - Nguyen, B.

AU - Lim, S.

AU - Bersuker, G.

AU - Zeitzoff, P.

AU - Brown, Graham

AU - Young, C.

AU - Foran, B.

AU - Shaapur, F.

AU - Hou, A.

AU - Lim, C.

AU - Alshareef, Husam Niman

AU - Borthakur, S.

AU - Derro, D. J.

AU - Bergmann, R.

AU - Larson, L. A.

AU - Gardner, M. I.

AU - Gutt, J.

AU - Murto, R. W.

AU - Torres, K.

PY - 2001

Y1 - 2001

N2 - We review several gate stack fabrication issues critical for robust, commercially viable tools, including assessment of possible fab contamination due to the higher-k gate dielectrics and the role of subsequent thermal procedures during, for example, source/drain anneals (including the importance of the oxygen partial pressure) to ensure their compatibility with conventional planar polysilicon CMOS transistor fabrication processes.

AB - We review several gate stack fabrication issues critical for robust, commercially viable tools, including assessment of possible fab contamination due to the higher-k gate dielectrics and the role of subsequent thermal procedures during, for example, source/drain anneals (including the importance of the oxygen partial pressure) to ensure their compatibility with conventional planar polysilicon CMOS transistor fabrication processes.

UR - http://www.scopus.com/inward/record.url?scp=84954160798&partnerID=8YFLogxK

U2 - 10.1109/IWGI.2001.967538

DO - 10.1109/IWGI.2001.967538

M3 - Conference contribution

AN - SCOPUS:84954160798

T3 - Extended Abstracts of International Workshop on Gate Insulator, IWGI 2001

SP - 2

EP - 11

BT - Extended Abstracts of International Workshop on Gate Insulator, IWGI 2001

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - International Workshop on Gate Insulator, IWGI 2001

Y2 - 1 November 2001 through 2 November 2001

ER -

Huff HR, Agarwal A, Kim Y, Perrymore L, Riley D, Barnett J et al. Integration of high-k gate stack systems into planar CMOS process flows. In Extended Abstracts of International Workshop on Gate Insulator, IWGI 2001. Institute of Electrical and Electronics Engineers Inc. 2001. p. 2-11. 967538. (Extended Abstracts of International Workshop on Gate Insulator, IWGI 2001). doi: 10.1109/IWGI.2001.967538

Integration of high-k gate stack systems into planar CMOS process flows

Abstract

Publication series

Conference

Bibliographical note

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this