In-memory Associative Processors: Tutorial, Potential, and Challenges

Mohammed E. Fouda, Hasan Erdem Yantır, Ahmed Eltawil, Fadi Kurdahi

Research output: Contribution to journalArticlepeer-review

6 Scopus citations

Abstract

In-memory computing is an emerging computing paradigm that overcomes the limitations of exiting Von-Neumann computing architectures such as the memory-wall bottleneck. In such paradigm, the computations are performed directly on the data stored in the memory, which highly reduces the memory-processor communications during computation. Hence, significant speedup and energy savings could be achieved especially with data-intensive applications. Associative processors (APs) were proposed in the seventies and recently were revived thanks to the high-density memories. In this tutorial brief, we overview the functionalities and recent trends of APs in addition to the implementation of each content-addressable memory with different technologies. The AP operations and runtime complexity are also summarized. We also explain and explore the possible applications that can benefit from APs. Finally, the AP limitations, challenges, and future directions are discussed.
Original languageEnglish (US)
Pages (from-to)1-1
Number of pages1
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
DOIs
StatePublished - Apr 26 2022

Bibliographical note

KAUST Repository Item: Exported on 2022-04-29

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'In-memory Associative Processors: Tutorial, Potential, and Challenges'. Together they form a unique fingerprint.

Cite this