Improved StrongARM latch comparator: Design, analysis and performance evaluation

Abdullah Saud Mohammed Almansouri; Abdullah Turki Al-Turki; Abdullah Alshehri; Talal Al Attar; Talal Al Attar; Hossein Fariborzi

doi:10.1109/PRIME.2017.7974114

Improved StrongARM latch comparator: Design, analysis and performance evaluation

Abdullah Saud Mohammed Almansouri, Abdullah Turki Al-Turki, Abdullah Alshehri, Talal Al Attar, Talal Al Attar, Hossein Fariborzi

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

16 Scopus citations

Abstract

This paper presents an improved StrongARM latch comparator, designed and simulated in 90nm and 32nm CMOS technologies. The proposed design provides an improvement of 7% in energy efficiency, 14% in speed and an average reduction of 41% in the clock feedthrough, compared to the conventional design. The new architecture also minimizes the area by reducing the required transistors needed for the enhanced performance.

Original language	English (US)
Title of host publication	2017 13th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)
Publisher	Institute of Electrical and Electronics Engineers (IEEE)
Pages	89-92
Number of pages	4
ISBN (Print)	9781509065080
DOIs	https://doi.org/10.1109/PRIME.2017.7974114
State	Published - Jul 13 2017

Bibliographical note

KAUST Repository Item: Exported on 2020-10-01

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

Access to Document

10.1109/PRIME.2017.7974114

https://repository.kaust.edu.sa/bitstream/10754/625683/1/V7%20StrongARM%20Comparator-final.pdf

Cite this

Almansouri, A. S. M., Al-Turki, A. T., Alshehri, A., Al Attar, T., Al Attar, T., & Fariborzi, H. (2017). Improved StrongARM latch comparator: Design, analysis and performance evaluation. In 2017 13th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME) (pp. 89-92). Institute of Electrical and Electronics Engineers (IEEE). https://doi.org/10.1109/PRIME.2017.7974114

@inproceedings{33741930d0e24da8a8ab8bbe3e5bcbe5,

title = "Improved StrongARM latch comparator: Design, analysis and performance evaluation",

abstract = "This paper presents an improved StrongARM latch comparator, designed and simulated in 90nm and 32nm CMOS technologies. The proposed design provides an improvement of 7% in energy efficiency, 14% in speed and an average reduction of 41% in the clock feedthrough, compared to the conventional design. The new architecture also minimizes the area by reducing the required transistors needed for the enhanced performance.",

author = "Almansouri, {Abdullah Saud Mohammed} and Al-Turki, {Abdullah Turki} and Abdullah Alshehri and {Al Attar}, Talal and {Al Attar}, Talal and Hossein Fariborzi",

note = "KAUST Repository Item: Exported on 2020-10-01",

year = "2017",

month = jul,

day = "13",

doi = "10.1109/PRIME.2017.7974114",

language = "English (US)",

isbn = "9781509065080",

pages = "89--92",

booktitle = "2017 13th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)",

publisher = "Institute of Electrical and Electronics Engineers (IEEE)",

}

Almansouri, ASM, Al-Turki, AT, Alshehri, A, Al Attar, T, Al Attar, T & Fariborzi, H 2017, Improved StrongARM latch comparator: Design, analysis and performance evaluation. in 2017 13th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME). Institute of Electrical and Electronics Engineers (IEEE), pp. 89-92. https://doi.org/10.1109/PRIME.2017.7974114

Improved StrongARM latch comparator: Design, analysis and performance evaluation. / Almansouri, Abdullah Saud Mohammed; Al-Turki, Abdullah Turki; Alshehri, Abdullah et al.
2017 13th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME). Institute of Electrical and Electronics Engineers (IEEE), 2017. p. 89-92.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - Improved StrongARM latch comparator: Design, analysis and performance evaluation

AU - Almansouri, Abdullah Saud Mohammed

AU - Al-Turki, Abdullah Turki

AU - Alshehri, Abdullah

AU - Al Attar, Talal

AU - Fariborzi, Hossein

N1 - KAUST Repository Item: Exported on 2020-10-01

PY - 2017/7/13

Y1 - 2017/7/13

N2 - This paper presents an improved StrongARM latch comparator, designed and simulated in 90nm and 32nm CMOS technologies. The proposed design provides an improvement of 7% in energy efficiency, 14% in speed and an average reduction of 41% in the clock feedthrough, compared to the conventional design. The new architecture also minimizes the area by reducing the required transistors needed for the enhanced performance.

AB - This paper presents an improved StrongARM latch comparator, designed and simulated in 90nm and 32nm CMOS technologies. The proposed design provides an improvement of 7% in energy efficiency, 14% in speed and an average reduction of 41% in the clock feedthrough, compared to the conventional design. The new architecture also minimizes the area by reducing the required transistors needed for the enhanced performance.

UR - http://hdl.handle.net/10754/625683

UR - http://ieeexplore.ieee.org/document/7974114/

UR - http://www.scopus.com/inward/record.url?scp=85027542743&partnerID=8YFLogxK

U2 - 10.1109/PRIME.2017.7974114

DO - 10.1109/PRIME.2017.7974114

M3 - Conference contribution

SN - 9781509065080

SP - 89

EP - 92

BT - 2017 13th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)

PB - Institute of Electrical and Electronics Engineers (IEEE)

ER -

Improved StrongARM latch comparator: Design, analysis and performance evaluation

Abstract

Bibliographical note

UN SDGs

Access to Document

Other files and links

Fingerprint

Cite this