Abstract
We explore 10-nm wide Si nanowire (SiNW) field-effect transistors (FETs) for logic applications, via the fabrication and testing of SiNW-based ring oscillators. We report on SiNW surface treatments and dielectric annealing, for producing SiNW FETs that exhibit high performance in terms of large on/off-state current ratio (~108), low drain-induced barrier lowering (~30 mV) and low subthreshold swing (~80 mV/decade). The performance of inverter and ring-oscillator circuits fabricated from these nanowire FETs are also explored. The inverter demonstrates the highest voltage gain (~148) reported for a SiNW-based NOT gate, and the ring oscillator exhibits near rail-to-rail oscillation centered at 13.4 MHz. The static and dynamic characteristics of these NW devices indicate that these SiNW-based FET circuits are excellent candidates for various high-performance nanoelectronic applications. © 2011 Tsinghua University Press and Springer-Verlag Berlin Heidelberg.
Original language | English (US) |
---|---|
Pages (from-to) | 1005-1012 |
Number of pages | 8 |
Journal | Nano Research |
Volume | 4 |
Issue number | 10 |
DOIs | |
State | Published - Jun 24 2011 |
Externally published | Yes |
Bibliographical note
KAUST Repository Item: Exported on 2020-10-01Acknowledgements: The authors acknowledge H. Ahmad and Y. -S. Shin for graphics assistance. This work was funded by the National Science Foundation under Grant CCF-0541461 and the Department of Energy (DE-FG02-04ER46175). D. Tham gratefully acknowledges support by the KAUST Scholar Award.
This publication acknowledges KAUST support, but has no KAUST affiliated authors.