Fibonacci-based hardware post-processing for non-autonomous signum hyperchaotic system

Abhinav S. Mansingka, Mohamed L. Barakat, Mohammed A. Zidan, Ahmed Gomaa Radwan, Khaled N. Salama

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Scopus citations


This paper presents a hardware implementation of a robust non-autonomous hyperchaotic-based PRNG driven by a 256-bit LFSR. The original chaotic output is post-processed using a novel technique based on the Fibonacci series, bitwise XOR, rotation, and feedback. The proposed post-processing technique preserves the throughput of the system and enhances the randomness in the output which is verified by successfully passing all NIST SP. 800-22 tests. The system is realized on a Xilinx Virtex 4 FPGA achieving throughput up to 13.165 Gbits/s for 16-bit bus-width surpassing previously reported CB-PRNGs. © 2013 IEEE.
Original languageEnglish (US)
Title of host publication2013 International Conference on IT Convergence and Security (ICITCS)
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
ISBN (Print)9781479928453
StatePublished - Dec 2013

Bibliographical note

KAUST Repository Item: Exported on 2020-10-01


Dive into the research topics of 'Fibonacci-based hardware post-processing for non-autonomous signum hyperchaotic system'. Together they form a unique fingerprint.

Cite this