Experimental allocation of safety-critical applications on reconfigurable multi-core architecture

Louis Sutter; Thanakorn Khamvilai; Philippe Monmousseau; John B. Mains; Eric Feron; Philippe Baufreton; François Neumann; Madhava Krishna; S. K. Nandy; Ranjani Narayan; Chandan Haldar

doi:10.1109/DASC.2018.8569348

Experimental allocation of safety-critical applications on reconfigurable multi-core architecture

Louis Sutter, Thanakorn Khamvilai, Philippe Monmousseau, John B. Mains, Eric Feron, Philippe Baufreton, François Neumann, Madhava Krishna, S. K. Nandy, Ranjani Narayan, Chandan Haldar

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

5 Scopus citations

Abstract

Multi-core processors pervade numerous industries but they still represent a challenge for the aerospace industry, where strong certification of every components is required. One way to make them enforce safety-criticality constraints is to ensure reallocation of critical tasks on the chip when they are affected by hardware faults. This paper describes and compares different models of a task reallocation problem for a reconfigurable multi-core architecture. It also presents the first version of the macroscopic model made of Raspberry Pi that was built to represent the multi-core architecture and to test the task allocation algorithm on an actual system, showing the increased robustness that the reallocation algorithm enables while cores are made faulty.

Original language	English (US)
Title of host publication	AIAA/IEEE Digital Avionics Systems Conference - Proceedings
Publisher	Institute of Electrical and Electronics Engineers Inc.
ISBN (Print)	9781538641125
DOIs	https://doi.org/10.1109/DASC.2018.8569348
State	Published - Dec 7 2018
Externally published	Yes

Bibliographical note

Generated from Scopus record by KAUST IRTS on 2021-02-18

Access to Document

10.1109/DASC.2018.8569348

Cite this

Sutter, L., Khamvilai, T., Monmousseau, P., Mains, J. B., Feron, E., Baufreton, P., Neumann, F., Krishna, M., Nandy, S. K., Narayan, R., & Haldar, C. (2018). Experimental allocation of safety-critical applications on reconfigurable multi-core architecture. In AIAA/IEEE Digital Avionics Systems Conference - Proceedings Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/DASC.2018.8569348

@inproceedings{de5ad7315fa04c95817e16a22f9e0e2a,

title = "Experimental allocation of safety-critical applications on reconfigurable multi-core architecture",

abstract = "Multi-core processors pervade numerous industries but they still represent a challenge for the aerospace industry, where strong certification of every components is required. One way to make them enforce safety-criticality constraints is to ensure reallocation of critical tasks on the chip when they are affected by hardware faults. This paper describes and compares different models of a task reallocation problem for a reconfigurable multi-core architecture. It also presents the first version of the macroscopic model made of Raspberry Pi that was built to represent the multi-core architecture and to test the task allocation algorithm on an actual system, showing the increased robustness that the reallocation algorithm enables while cores are made faulty.",

author = "Louis Sutter and Thanakorn Khamvilai and Philippe Monmousseau and Mains, {John B.} and Eric Feron and Philippe Baufreton and Fran{\c c}ois Neumann and Madhava Krishna and Nandy, {S. K.} and Ranjani Narayan and Chandan Haldar",

note = "Generated from Scopus record by KAUST IRTS on 2021-02-18",

year = "2018",

month = dec,

day = "7",

doi = "10.1109/DASC.2018.8569348",

language = "English (US)",

isbn = "9781538641125",

booktitle = "AIAA/IEEE Digital Avionics Systems Conference - Proceedings",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

address = "United States",

}

Sutter, L, Khamvilai, T, Monmousseau, P, Mains, JB, Feron, E, Baufreton, P, Neumann, F, Krishna, M, Nandy, SK, Narayan, R & Haldar, C 2018, Experimental allocation of safety-critical applications on reconfigurable multi-core architecture. in AIAA/IEEE Digital Avionics Systems Conference - Proceedings. Institute of Electrical and Electronics Engineers Inc. https://doi.org/10.1109/DASC.2018.8569348

Experimental allocation of safety-critical applications on reconfigurable multi-core architecture. / Sutter, Louis; Khamvilai, Thanakorn; Monmousseau, Philippe et al.
AIAA/IEEE Digital Avionics Systems Conference - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2018.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - Experimental allocation of safety-critical applications on reconfigurable multi-core architecture

AU - Sutter, Louis

AU - Khamvilai, Thanakorn

AU - Monmousseau, Philippe

AU - Mains, John B.

AU - Feron, Eric

AU - Baufreton, Philippe

AU - Neumann, François

AU - Krishna, Madhava

AU - Nandy, S. K.

AU - Narayan, Ranjani

AU - Haldar, Chandan

N1 - Generated from Scopus record by KAUST IRTS on 2021-02-18

PY - 2018/12/7

Y1 - 2018/12/7

N2 - Multi-core processors pervade numerous industries but they still represent a challenge for the aerospace industry, where strong certification of every components is required. One way to make them enforce safety-criticality constraints is to ensure reallocation of critical tasks on the chip when they are affected by hardware faults. This paper describes and compares different models of a task reallocation problem for a reconfigurable multi-core architecture. It also presents the first version of the macroscopic model made of Raspberry Pi that was built to represent the multi-core architecture and to test the task allocation algorithm on an actual system, showing the increased robustness that the reallocation algorithm enables while cores are made faulty.

AB - Multi-core processors pervade numerous industries but they still represent a challenge for the aerospace industry, where strong certification of every components is required. One way to make them enforce safety-criticality constraints is to ensure reallocation of critical tasks on the chip when they are affected by hardware faults. This paper describes and compares different models of a task reallocation problem for a reconfigurable multi-core architecture. It also presents the first version of the macroscopic model made of Raspberry Pi that was built to represent the multi-core architecture and to test the task allocation algorithm on an actual system, showing the increased robustness that the reallocation algorithm enables while cores are made faulty.

UR - https://ieeexplore.ieee.org/document/8569348/

UR - http://www.scopus.com/inward/record.url?scp=85060641424&partnerID=8YFLogxK

U2 - 10.1109/DASC.2018.8569348

DO - 10.1109/DASC.2018.8569348

M3 - Conference contribution

SN - 9781538641125

BT - AIAA/IEEE Digital Avionics Systems Conference - Proceedings

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Experimental allocation of safety-critical applications on reconfigurable multi-core architecture

Abstract

Bibliographical note

Access to Document

Other files and links

Fingerprint

Cite this