Energy-efficient duplex and TMR real-time systems: Proceedings Real-Time Systems Symposium

E.M. Elnozahy, R. Melhem, D. Mossé, Williams A.D. (Editor), IEEE Computer Society Technical Committee on Real-Time Systems

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review


Duplex and Triple Modular Redundancy (TMR) systems are used when a high-level of reliability is desired. Real-Time Systems for autonomous critical missions need such degrees of reliability, but energy consumption becomes a dominant concern when these systems are built out of high-performance processors that consume a large budget of electrical power for operation and cooling. Examples where energy consumption and real time are of paramount importance include reliable computers onboard mobile vehicles, such as the Mars Rover, satellites, and other autonomous vehicles. At first inspection, a duplex system uses about two thirds of the components that a TMR system does, leading one to conclude that duplex systems are more energy-efficient. This paper shows that this is not always the case. We present an analysis of the energy efficiency of duplex and TMR systems when used to tolerate transient failures. With no power management deployed, the analysis supports the intuitive impression about the relative superiority of duplex systems in energy consumption. The analysis shows, however, that the gap in energy consumption between the two types of systems diminishes with proper power management. We introduce the concept of an optimistic TMR system that offers the same reliability and performance as the traditional one, but at a fraction of the energy consumption budget. Optimistic TMR systems are competitive with respect to energy consumption when compared with a power-aware duplex system, can even exceed it in some situations, and have the added bonus of providing tolerance to permanent faults.
Original languageEnglish
Title of host publicationEnergy-efficient duplex and TMR real-time systems
Number of pages11
StatePublished - 2002
Externally publishedYes

Bibliographical note

Conference code: 60746

Cited By :7

Export Date: 20 February 2017


Correspondence Address: Elnozahy, E.M.; System Software Department, IBM Austin Research Laboratory, Austin, TX 78758, United States; email:

References: Aydin, H., Melhem, R., Mossé, D., Alvarez, P.M., Determining optimal processor speeds for periodic real-time tasks with different power characteristics Proceedings of the 13th Euromicro Conference on Real-Time Systems (ECRTS'01), Delft, Netherlands, June 2001; Aydin, H., Melhem, R., Mossé, D., Alvarez, P.M., Dynamic and aggressive scheduling techniques for power-aware real-time systems Proceedings of Real-Time Systems Symposium, 2001; Bohrer, P., Elnozahy, E.N., Keller, T., Kistler, M., Lefurgy, C., McDowell, C., Rajamony, R., The case for power management in web servers (2002) Power-Aware Computing, , In Robert Graybill and Rami Melhem, editors; Kluwer/Plenum Series in Computer Science, January; Chase, J., Anderson, D., Thakar, P., Vahdat, A., Doyle, R., Managing energy and server resources in hosting centers 18th Symposium on Operating Systems Principles (SOSP), October 2001; (2000) ACPI Specification, Version 2.0, , Compaq et al; Ernst, R., Ye, W., Embedded program timing analysis based on path clustering and architecture classification (1997) Computer-Aided Design(ICCAD'97), pp. 598-604; Flinn, J., Satyanarayanan, M., Energy-aware adaptation for mobile applications (1999) 17th ACM Symposium on Operating Systems Principles (SOSP'99), pp. 48-63; Gonzalez, R., Horowitz, M., Energy dissipation in general purpose microprocessors (1996) IEEE Journal of Solid-State Circuits, , September; Govil, K., Chan, E., Wasserman, H., Comparing algorithm for dynamic speed-setting of a low-power CPU (1995) Mobile Computing and Networking; Gruian, F., Hard real-time scheduling using stochastic data and DVS processors (2001) Proceedings of International Symposium on Low Power Electronics and Design, pp. 46-51; Hong, I., Kirovski, D., Qu, G., Potkonjak, M., Srivastava, M., Power optimization of variable voltage core-based systems Proceedings of the 35th Design Automation Conference (DAC'98), 1998; Hong, I., Potkonjak, M., Srivastava, M., On-line scheduling of hard real-time tasks on variable voltage processors (1998) Computer-Aided Design (ICCAD'98), pp. 653-656; Hong, I., Qu, G., Potkonjak, M., Srivastava, M., Synthesis techniques for low-power hard real-time systems on variable voltage processors Proceedings of the 19th IEEE Real-Time Systems Symposium (RTSS'98), Madrid, December 1998; (2000) Pentium III Technical Specifications, , Intel Corporation; (2001) Mobile Intel Pentium III Processor-M Datasheet October 2001, , Intel Corporation.; Order Number: 298340-002, October; Krishna, C.M., Lee, Y.H., Voltage clock scaling adaptive scheduling techniques for low power in hard real-time systems Proceedings of the 6th IEEE Real-Time Technology and Applications Symposium (RTAS'00), Washington D. C., May 2000; Lorch, J.R., Smith, A.J., Energy consumption of apple Macintosh computers (1998) IEEE Micro, 18 (6). , November/December; Lorch, J.R., Smith, A.J., Improving dynamic voltage scaling algorithms with PACE Proceedings of the ACM SIGMETRICS 2001 Conference, Cambridge, MA, June 2001; (1999) PC99 System Design Guide, , Microsoft Corp.; Microsoft Press; Mossé, D., Aydin, H., Childers, B., Melhem, R., Compiler-assisted dynamic power-aware scheduling for real-time applications Workshop on Compilers and Operating Systems for Low Power (COLP'00), Philadelphia, PA, October 2000; Nowka, K., Private communication. IBM Research, Austin, TXPradhan, D.K., Vaidya, N.H., Roll-forward and rollback recovery: Performance-reliability trade-off (1994) FTCS-24: 24th International Symposium on Fault Tolerant Computing, pp. 186-195. , Austin, Texas; IEEE Computer Society Press; (1999) Rambus Technology Overview, , Rambus Corporation.; Feb; Rohou, E., Smith, M.D., Dynamically managing processor temperature and power 2nd Workshop on Feedback-Directed Optimization, November 1999; Siewiorck, D., Swarz, R., The theory and practice of reliable system design (1982)Shin, D., Kim, J., Lee, S., Intra-task voltage scheduling for low-energy hard real-time applications (2001) IEEE Design and Test of Computers, 18 (23), pp. 20-30. , March; Shin, Y., Choi, K., Power conscious fixed priority scheduling for hard real-time systems Proceedings of the 36th Design Automation Conference (DAC'99), 1999; Vahdat, A., Lebeck, A., Ellis, C., Every joule is precious: The case for revisiting operating system design for energy efficiency 9th ACM SIGOPS European Workshop, September 2000; Vaidya, N.H., Comparison of duplex and triplex memory reliability (1996) IEEE Transactions on Computers, 45 (4), pp. 503-507; Weiser, M., Welch, B., Demers, A., Shenker, S., Scheduling for reduced CPU energy (1994) First Symposium on Operating Systems Design and Implementation, pp. 13-23. , Monterey, California, U.S; Yao, F., Demers, A., Shankar, S., A scheduling model for reduced CPU energy (1995) IEEE Annual Foundations of Computer Science, pp. 374-382


  • Electric power supplies to apparatus
  • Fault tolerant computer systems
  • Program processors
  • Reliability
  • Duplex modular redundancy systems
  • Mobile vehicles
  • Triple modular redundancy systems
  • Real time systems


Dive into the research topics of 'Energy-efficient duplex and TMR real-time systems: Proceedings Real-Time Systems Symposium'. Together they form a unique fingerprint.

Cite this