Design, implementation and analysis of fully digital 1-D controllable multiscroll chaos

Abhinav S. Mansingka, Ahmed G. Radwan, Khaled N. Salama

Research output: Chapter in Book/Report/Conference proceedingConference contribution

17 Scopus citations


This paper introduces the fully digital implementation of a 1-D multiscroll chaos generator based on a staircase nonlinearity in the 3rd-order jerk system using the Euler approximation. For the first time, digital design is exploited to provide real-time controllability of (i) number of scrolls, (ii) position in 1-D space, (iii) Euler step size and (iv) system parameter. The effect of variations in these fields on the maximum Lyapunov exponent (MLE) is analyzed. The system is implemented using Verilog HDL and synthesized on an Xilinx Virtex 4 FPGA, exhibiting area utilization less than 3.5% and high performance with experimentally verified throughput up to 3.33 Gbits/s. This fully digital system enables applications in modulation schemes and chaos-based cryptosystems without analog to digital conversion. © 2011 IEEE.
Original languageEnglish (US)
Title of host publicationICM 2011 Proceeding
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
ISBN (Print)9781457722073
StatePublished - Dec 2011

Bibliographical note

KAUST Repository Item: Exported on 2020-10-01


Dive into the research topics of 'Design, implementation and analysis of fully digital 1-D controllable multiscroll chaos'. Together they form a unique fingerprint.

Cite this