Abstract
This work presents vertically stacked Nanosheet Field-Effect Transistors based SONOS memory cell and highlights the effect of vertically stacking sheets on the memory performance. Thanks to the gate all around structure, the Program and Erase operations are performed via F-N tunneling using faster (10 μs) and lower voltages (9 V and -8 V, respectively) due to the higher electric field across the tunneling oxide (Eox) compared to planar devices. Moreover, the results show that increasing the number of stacked nanosheets boosts the drain current but with a negligible effect on the memory window due to the same Eox.
Original language | English (US) |
---|---|
Title of host publication | 2022 IEEE Silicon Nanoelectronics Workshop, SNW 2022 |
Publisher | Institute of Electrical and Electronics Engineers Inc. |
ISBN (Electronic) | 9781665459792 |
DOIs | |
State | Published - 2022 |
Event | 2022 IEEE Silicon Nanoelectronics Workshop, SNW 2022 - Honolulu, United States Duration: Jun 11 2022 → Jun 12 2022 |
Publication series
Name | 2022 IEEE Silicon Nanoelectronics Workshop, SNW 2022 |
---|
Conference
Conference | 2022 IEEE Silicon Nanoelectronics Workshop, SNW 2022 |
---|---|
Country/Territory | United States |
City | Honolulu |
Period | 06/11/22 → 06/12/22 |
Bibliographical note
Publisher Copyright:© 2022 IEEE.
ASJC Scopus subject areas
- Hardware and Architecture
- Electrical and Electronic Engineering
- Safety, Risk, Reliability and Quality
- Electronic, Optical and Magnetic Materials