AnalogHTM: Memristive Spatial Pooler Learning with Backpropagation

Olga Krestinskaya, Alex Pappachen James

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Scopus citations


Spatial pooler is responsible for feature extraction in Hierarchical Temporal Memory (HTM). In this paper, we present analog backpropagation learning circuits integrated to the memristive circuit design of spatial pooler. Using 0.18μm CMOS technology and TiOx memristor models, the maximum on-chip area and power consumption of the proposed design are 8335.074μm2 and 51.55mW, respectively. The system is tested for a face recognition problem AR face database achieving a recognition accuracy of 90%.
Original languageEnglish (US)
Title of host publicationProceedings 2019 IEEE International Conference on Artificial Intelligence Circuits and Systems, AICAS 2019
PublisherInstitute of Electrical and Electronics Engineers Inc.
Number of pages5
ISBN (Print)9781538678848
StatePublished - Mar 1 2019
Externally publishedYes

Bibliographical note

Generated from Scopus record by KAUST IRTS on 2023-09-23


Dive into the research topics of 'AnalogHTM: Memristive Spatial Pooler Learning with Backpropagation'. Together they form a unique fingerprint.

Cite this