Accurate resistance modeling for carbon nanotube bundles in VLSI interconnect

Yehia Massoud, Arthur Nieuwoudt

Research output: Chapter in Book/Report/Conference proceedingConference contribution

44 Scopus citations

Abstract

Single-walled carbon nanotube bundles have the potential to provide an attractive solution for the resistivity and electromigration problems faced by traditional copper interconnect. In this paper, we discuss the modeling of nanotube bundle resistance for on-chip interconnect applications. Based on recent experimental results, we model the affect of nanotube diameter on contact and ohmic resistance. The results indicate that neglecting the diameter-dependent nature of ohmic and contact resistances can produce errors as high as 120 percent. Using the diameterdependent resistance model, we show that SWCNT bundles can provide a significant reduction in resistance when compared with traditional copper interconnect depending on bundle geometry and individual nanotube diameter. © 2006 IEEE.
Original languageEnglish (US)
Title of host publication2006 6th IEEE Conference on Nanotechnology, IEEE-NANO 2006
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages288-291
Number of pages4
ISBN (Print)1424400783
DOIs
StatePublished - Jan 1 2006
Externally publishedYes

Fingerprint

Dive into the research topics of 'Accurate resistance modeling for carbon nanotube bundles in VLSI interconnect'. Together they form a unique fingerprint.

Cite this