A low power JPEG2000 encoder with iterative and fault tolerant error concealment

Mohammad A. Makhzan, Amin Khajeh, Ahmed Eltawil, Fadi J. Kurdahi

Research output: Contribution to journalArticlepeer-review

18 Scopus citations


This paper presents a novel approach to reduce power in multimedia devices. Specifically, we focus on JPEG2000 as a case study. This paper indicates that by utilizing the in-built error resiliency of multimedia content, and the disjoint nature of the encoding and decoding processes, ultra low power architectures that are hardware fault tolerant can be conceived. These architectures utilize aggressive voltage scaling to conserve power at the encoder side while incurring extra processing requirements at the decoder to blindly detect and correct for encoder hardware induced errors. Simulations indicate a reduction of up to 35% in encoder power depending on the choice of technology for a 65-nm CMOS process. © 2009 IEEE.
Original languageEnglish (US)
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Issue number6
StatePublished - Jun 1 2009
Externally publishedYes

Bibliographical note

Generated from Scopus record by KAUST IRTS on 2019-11-20


Dive into the research topics of 'A low power JPEG2000 encoder with iterative and fault tolerant error concealment'. Together they form a unique fingerprint.

Cite this