TY - JOUR
T1 - Four-switch three-phase SEPIC-based inverter
AU - Diab, Mohamed S.
AU - Elserougi, Ahmed
AU - Massoud, Ahmed M.
AU - Abdel-Khalik, Ayman S.
AU - Ahmed, Shehab
N1 - Generated from Scopus record by KAUST IRTS on 2019-11-27
PY - 2015/9/1
Y1 - 2015/9/1
N2 - The four-switch three-phase (FSTP) inverter has been proposed as an innovative inverter design to reduce the cost, complexity, size, and switching losses of the dc-ac conversion system. Traditional FSTP inverter usually operates at half the dc input voltage; hence, the output line voltage cannot exceed this value. This paper proposes a novel design for the FSTP inverter based on the topology of the single-ended primary-inductance converter (SEPIC). The proposed topology provides pure sinusoidal output voltages with no need for output filter. Compared to traditional FSTP inverter, the proposed FSTP SEPIC inverter improves the voltage utilization factor of the input dc supply, where the proposed topology provides higher output line voltage which can be extended up to the full value of the dc input voltage. The integral sliding-mode control is used with the proposed topology to optimize its dynamics and to ensure robustness of the system during different operating conditions. Derivation of the equations describing the parameters design, components ratings, and the operation of the proposed SEPIC inverter is presented in this paper. Simulation model and experimental setup are used to validate the proposed concept. Simulations and experimental results show the effectiveness of the proposed inverter.
AB - The four-switch three-phase (FSTP) inverter has been proposed as an innovative inverter design to reduce the cost, complexity, size, and switching losses of the dc-ac conversion system. Traditional FSTP inverter usually operates at half the dc input voltage; hence, the output line voltage cannot exceed this value. This paper proposes a novel design for the FSTP inverter based on the topology of the single-ended primary-inductance converter (SEPIC). The proposed topology provides pure sinusoidal output voltages with no need for output filter. Compared to traditional FSTP inverter, the proposed FSTP SEPIC inverter improves the voltage utilization factor of the input dc supply, where the proposed topology provides higher output line voltage which can be extended up to the full value of the dc input voltage. The integral sliding-mode control is used with the proposed topology to optimize its dynamics and to ensure robustness of the system during different operating conditions. Derivation of the equations describing the parameters design, components ratings, and the operation of the proposed SEPIC inverter is presented in this paper. Simulation model and experimental setup are used to validate the proposed concept. Simulations and experimental results show the effectiveness of the proposed inverter.
UR - http://ieeexplore.ieee.org/document/6928485/
UR - http://www.scopus.com/inward/record.url?scp=84928243499&partnerID=8YFLogxK
U2 - 10.1109/TPEL.2014.2363853
DO - 10.1109/TPEL.2014.2363853
M3 - Article
SN - 0885-8993
VL - 30
JO - IEEE Transactions on Power Electronics
JF - IEEE Transactions on Power Electronics
IS - 9
ER -