Abstract
This work proposes an efficient 4-bit flash ADC based on the StrongARM comparator architecture. The proposed design eliminates the need for the resistive ladder by systematically modifying the sizing of the input differential pair of each comparator. As a consequence, the area and the power consumed within the ladder is eliminated. Furthermore, a Helpee StrongARM circuit is introduced which enables operation at an input voltage below the threshold voltage of the transistor. An enhanced 1-out-of-15 decoder converts the thermometer code from the StrongARM and the Helpee StrongARM comparators into a 1-out-of-n code. The proposed 4-bit flash ADC architecture, simulated in 90nm standard CMOS technology, consumes 292 μ W at 1.6 GHz sampling frequency, has an ENOB of 3.88 and FoM of 12.4 fJ/conv.step.
Original language | English (US) |
---|---|
Title of host publication | PRIME 2018 - 14th Conference on Ph.D. Research in Microelectronics and Electronics |
Publisher | Institute of Electrical and Electronics Engineers Inc. |
Pages | 37-40 |
Number of pages | 4 |
ISBN (Print) | 9781538653869 |
DOIs | |
State | Published - Aug 8 2018 |
Event | 14th Conference on Ph.D. Research in Microelectronics and Electronics, PRIME 2018 - Prague, Czech Republic Duration: Jul 2 2018 → Jul 5 2018 |
Publication series
Name | PRIME 2018 - 14th Conference on Ph.D. Research in Microelectronics and Electronics |
---|
Conference
Conference | 14th Conference on Ph.D. Research in Microelectronics and Electronics, PRIME 2018 |
---|---|
Country/Territory | Czech Republic |
City | Prague |
Period | 07/2/18 → 07/5/18 |
Bibliographical note
Publisher Copyright:© 2018 IEEE.
Keywords
- Comparator
- Data converter
- Flash ADC
- Helpee StrongARM
- StrongARM
ASJC Scopus subject areas
- Electronic, Optical and Magnetic Materials
- Instrumentation
- Electrical and Electronic Engineering