A 12.4fJ-FoM 4-Bit Flash ADC Based on the StrongARM Architecture

Abdullah Saud Mohammed Almansouri, Abdullah Alturki, Hossein Fariborzi, Khaled N. Salama, Talal Al Attar

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Scopus citations


This work proposes an efficient 4-bit flash ADC based on the StrongARM comparator architecture. The proposed design eliminates the need for the resistive ladder by systematically modifying the sizing of the input differential pair of each comparator. As a consequence, the area and the power consumed within the ladder is eliminated. Furthermore, a Helpee StrongARM circuit is introduced which enables operation at an input voltage below the threshold voltage of the transistor. An enhanced 1-out-of-15 decoder converts the thermometer code from the StrongARM and the Helpee StrongARM comparators into a 1-out-of-n code. The proposed 4-bit flash ADC architecture, simulated in 90nm standard CMOS technology, consumes 292 μ W at 1.6 GHz sampling frequency, has an ENOB of 3.88 and FoM of 12.4 fJ/conv.step.
Original languageEnglish (US)
Title of host publication2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Number of pages4
ISBN (Print)9781538653876
StatePublished - Aug 17 2018

Bibliographical note

KAUST Repository Item: Exported on 2020-10-01


Dive into the research topics of 'A 12.4fJ-FoM 4-Bit Flash ADC Based on the StrongARM Architecture'. Together they form a unique fingerprint.

Cite this