Abstract
A chip comprising a 8×16 pseudo-differential pixel array, 128-channel 13b ADC and column-level DSP is fabricated in a 0.18μm CMOS process. Detection of 10 -8lux at 30s integration time is achieved via on-chip background subtraction, correlated multiple sampling and averaged 128 13b digitizations/readout. The IC is 25mm 2 and contains 492k transistors.
Original language | English (US) |
---|---|
Pages (from-to) | 174-175+512-513 |
Journal | Digest of Technical Papers - IEEE International Solid-State Circuits Conference |
Volume | 47 |
State | Published - 2003 |
Externally published | Yes |
Event | Digest of Technical Papers - IEEE International Solid-State Circuits Conference: Visuals Supplement - San Francisco, CA., United States Duration: Feb 15 2003 → Feb 19 2003 |
ASJC Scopus subject areas
- Electronic, Optical and Magnetic Materials
- Electrical and Electronic Engineering